(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



. I HORD WHERE HIS COURS HAVE SHEET AND SHEET HE WAS SHEET AND SHEET AND SHEET AND SHEET AND SHEET HE SHEET HE

(43) International Publication Date 15 July 2004 (15.07.2004)

PCT

(10) International Publication Number WO 2004/060023 A 1

(51) International Patent Classification⁷:

H05B 33/08

(21) International Application Number:

PCT/IB2003/006098

(22) International Filing Date:

18 December 2003 (18.12.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/436,858

26 December 2002 (26.12.2002) U.

(71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and


(75) Inventor/Applicant (for US only): CHANG, Chin

[US/US]; P.O. Box 3001, Briarcliff Manor, NY 10510-8001 (US).

- (74) Common Representative: KONINKLIJKE PHILIPS ELECTRONICS N.V.; c/o KRAUS, Robert, J., P.O. Box 3001, Briarcliff Manor, NY 10510-8001 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,

[Continued on next page]

(54) Title: PWM LED REGULATOR WITH SAMPLE AND HOLD



(57) Abstract: A LED driver having a sample and hold circuit with improved stability is provided. The LED driver comprises a regulation circuit and a sample-and-hold circuit coupled of an input node (V6) and to an output node (V3) wherein the input and output nodes are coupled to the regulation circuit. The transfer function of the sample-and-hold circuit is pseudo-all-pass if the voltage at the input node is greater than the voltage at the output node and is a constant signal if the voltage at the input node is less than the voltage at the output node.

BEST AVAILABLE COP'S

ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

 as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

5

10

15

20

PWM LED REGULATOR WITH SAMPLE AND HOLD

The invention relates to regulated LED current sources. More particularly the invention relates to techniques for configuring an LED regulator for improved stability.

LED lighting systems generally employ regulated power sources for supplying power to the LEDs. In the art of LED drivers, it is known to use a pulse-width modulated (PWM) drive current as a power source to the LED. Generally, a regulator circuit includes several sub-circuits with active and passive elements that operate in concert to provide power regulation.

A simple circuit diagram for a typical regulator for driving LED strings is shown in FIG. 1. A Buck-Boost converter is formed of Q1, L, D1 and C1. A serial LED string is denoted as D5. The OP-AMP1 along with the surrounding resistors, R5, R6, R7, R8 forms a differential amplifier for the sensed current signal form R1. An analog PID controller is formed by OP-AMP2 along with the surrounding components R9, R10, R11, R12, C5, C6, and C7. A PWM signal is introduced to the regulator circuit through the modulator COMP1. In steady-state DC operation, the LED string D5 current is regulated by the regulator circuit.

FIG. 2 illustrates the regulator circuit configured to provide the LED string D5 with light output adjustment or dimming functionality. It is known to be beneficial to use a low-frequency PWM current for the LED string D5 by invoking a series switch Q2 as is depicted in FIG. 2. In order to reduce the current peak pulse in the LED string D5 at each turn on event, a simple sample-and-hold 210 sub-circuit consisting of R2, R4, C2 and D2 is provided. As shown in FIG. 2, the sample-and-hold sub-circuit has an output voltage V3 and an input voltage V6. It can be shown that when the diode D2 conducts, the transfer function of the sample-and-hold 210 sub-circuit is:

$$\frac{\mathbf{V3}}{\mathbf{V6}} = K(s) = K_0 \frac{1}{1 + \frac{s}{\omega}},\tag{1}$$

25 where

$$K_0 = \frac{\mathbf{R2}}{\mathbf{R2} + \mathbf{R4}}, \text{ and}$$
 (2)

$$\omega = \frac{R2 + R4}{R2 * R3 * C2}.$$
 (3)

Inspection of equation (1) reveals that the sample-and-hold introduces a pole, with an associated 90 degree phase delay, into the current regulation loop. The LED regulator phase margin is therefore reduced and the regulator circuit tends to oscillate. It would

5

10

15

20

25

30

therefore be desirable to provide an improved LED regulator configuration that addressed these and other limitations.

The present invention is directed to a system and method for improving stability in an LED regulator. In accordance with the invention a method for configuring a regulator circuit having a sample-and-hold circuit is provided. Coupling an input voltage to an input node of the sample-and-hold circuit is provided. Activating the sample-and hold circuit in response to the input voltage and sensing an output voltage at an output node coupled to the sample and hold circuit is also provided. Determining whether the input voltage at the input node is greater than the output voltage at the output node and providing a sample-and-hold function based on the determination are also provided.

In accordance with another aspect of the invention, a regulator circuit having a sample-and-hold circuit with improved stability is provided. A regulation circuit is provided. A sample-and-hold circuit coupled to input and output nodes is also provided. The transfer function of the sample-and-hold circuit is pseudo-all-pass if the input voltage at the input node is greater than an output voltage at the output node and is a substantially constant signal if the input voltage at the input node is less than the output voltage at the output node.

The foregoing and other features and advantages of the invention are apparent from the following detailed description of exemplary embodiments, read in conjunction with the accompanying drawings. The detailed description and drawings are merely illustrative of the invention rather than limiting, the scope of the invention being defined by the appended claims and equivalents thereof.

- FIG. 1 illustrates a prior art LED regulating system.
- FIG. 2 illustrates a prior art low-frequency PWM based LED regulating system.
- FIG. 3 is a block diagram of an pseudo-all-pass sample-and-hold circuit in accordance with the present invention.
 - FIG. 4 is a block diagram illustrating an embodiment of the pseudo-all-pass sampleand hold circuit of FIG. 3 in accordance with the present invention.
 - FIG. 5 is a flow diagram of a method for configuring a regulator circuit having a sample-and-hold circuit in accordance with the present invention.
 - In the following description the term "coupled" means either a direct connection between the things that are connected, or a connection through one or more active or passive devices that may or may not be shown, as clarity dictates.

FIG. 3 is a block diagram of a pseudo-all-pass sample-and-hold circuit in accordance with the present invention. FIG. 3 shows a pseudo-all-pass sample-and-hold circuit 300. The pseudo-all-pass sample-and-hold circuit 300 is shown having an input node Vin and an output node Vout both referenced to ground.

The pseudo-all-pass sample-and-hold circuit 300 is any circuit that provides a sample-and-hold function and has the transfer function:

5

10

15

20

25

30

Vout(s) /Vin(s)= K(s), K(s) is an all pass function when Vin > Vout, and (4)

Vout(t) is a nearly constant signal when Vin < Vout. (5)

Therefore, the pseudo-all-pass sample-and-hold configuration provides a sample-and-hold function in a regulator circuit without introducing a pole into the transfer function of the regulator. A regulator is then able to operate in a more stable manner.

In one embodiment, the pseudo-all-pass sample-and-hold circuit 300 is an active sample-and-hold device configured for all pass operation such as an integrated circuit, for example. In another embodiment, the pseudo-all-pass sample-and-hold circuit 300 is a passive circuit containing passive devices such as resistors, capacitors, diodes and the like. A passive embodiment of a pseudo-all-pass sample-and-hold circuit 300 is discussed in detail with reference to FIG 4.

FIG. 4 is a block diagram illustrating an embodiment of the pseudo-all-pass sample-and hold circuit of FIG. 3. FIG. 3, shows an all sample-and-hold circuit 300 comprising a sample and hold circuit 210 as in FIG. 2, a first pass diode D6 and a second pass diode D7. The first pass diode D6 is shown coupling the sample-and-hold circuit 210 to an output node V3 with a forward bias. The second pass diode D7 is shown coupling an input node V6 with the output node with a forward bias.

In operation, the pass diode D7 passes a current whenever the voltage potential at V6 is greater than the potential voltage at V3. The potential voltage applied to V6 is either time-varying, such as a periodic pulse or a DC value. The bias of diodes D6 and D7 prevents current reversal if the potential voltage of V3 is greater than V6, and therefore configures the sample-and-hold circuit.

In the following process description certain steps may be combined, performed simultaneously, or in a different order without departing from the invention.

FIG. 5 is a flow diagram of a method for configuring a regulator circuit having a sample-and-hold circuit in accordance with the present invention. Process 500 begins in step

510. Generally, the sample-and-hold circuit operates to reduce the current peak pulse in an LED string under PWM drive at each turn-on moment.

In step 510 an input voltage is coupled to an input node V6 of a pseudo-all-pass sample-and hold 300. The input voltage is generally the output of a regulator sub-circuit, such as, for example, a differential amplifier that monitors the current through an LED string D5. The input voltage may be a time-varying signal such as a periodic pulse, or a static DC value. The voltage may be coupled to the input node at any time, and may be selectably operated for specific functionality such as a PWM operational mode.

5

10

15

20

25

30

In step 520, the pseudo-all-pass sample-and-hold circuit 300 is activated in response to the voltage coupled in step 510. The pseudo-all-pass sample-and-hold circuit 300 contains components that are activated when a voltage is coupled to the circuit such as a capacitor. In one embodiment, the capacitor charges in response to the voltage signal. Activation of the sample-and-hold 300 occurs immediately with the coupling of the input voltage in step 510.

In step 530, output voltage at an output node is sensed. Generally, a first pass diode D6 and second pass diode D7 are configured around a sample-and-hold to allow sensing of the output voltage. The diodes will reverse bias if the output voltage is greater than the reference input voltage.

In step 540 a determination is made whether the input voltage at the input node is greater than the output voltage at the output node. Generally, the first pass diode D6 and the second pass diode D7 provide a determination of whether the input voltage is greater than the output voltage, since the forward biased diodes will conduct under those conditions. If the input voltage is less than the output voltage, then the diode D7 will not conduct and the output voltage of the sample-and-hold circuit will be an almost constant signal.

In step 550, a sample-and-hold function is provided based on the determination of step 540. The sample-and-hold circuit 300 has a transfer characteristic based on the relative voltages determined in step 540. The sample-and-hold function is provided at all times the sample-and-hold circuit is operational.

While the preferred embodiments of the invention have been shown and described, numerous variations and alternative embodiments will occur to those skilled in the art.

Accordingly, it is intended that the invention be limited only in terms of the appended claims.

CLAIMS:

210;

1. A method for configuring a regulator circuit having a sample-and-hold circuit 210, comprising:

coupling an input voltage to an input node V6 of the sample-and-hold circuit

activating the sample-and hold circuit 210 in response to the input voltage; sensing an output voltage at an output node V3 coupled to the sample and hold circuit 210;

determining whether the input voltage at the input node V6 is greater than the output voltage at the output node V3; and

providing a sample-and-hold function based on the determination.

- 2. The method of claim 1 wherein a transfer function of the sample-and-hold circuit 210 is pseudo-all-pass if the input voltage at the input node V6 is greater than an output voltage at the output node V3 and is a substantially constant signal if the input voltage at the input node V6 is less than the output voltage at the output node V3.
- 3. The method of claim 2 wherein the regulator circuit comprises a buck-boost converter, a differential amplifier, a PID controller, a sample-and-hold circuit 210 and a PWM modulator.
 - 4. The method of claim 2 wherein the sample-and-hold circuit 210 is passive.
- 5. The method of claim 4 wherein the sample-and hold circuit 210 comprises a series input resistor R4 coupled to an input of a forward biased diode D2 wherein the output of the diode D2 is coupled to a capacitor C2 in parallel with a resistor R2 shunted to ground wherein the output of the sample-and-hold 210 is taken from the output of the diode D2.

6. The method of claim 5 wherein providing the sample-and-hold circuit 210 transfer function comprises arranging a first pass diode D7 coupled between the input node V6 and the output node V3 and a second pass diode D6 coupled between the sample-and-hold circuit 210 and the output node V3.

- 7. The method of claim 6 wherein the first pass diode **D7** and the second pass diode **D6** are sensing the output voltage at the output node **V3**.
- 8. The method of claim 2 wherein coupling the input voltage to the sample-and-hold circuit 210 comprises coupling the output of the differential amplifier wherein the differential amplifier is arranged to sense current through an LED D5.
- 9. The method of claim 2 wherein activating the sample-and hold circuit 210 in response to the input voltage comprises energizing the sample-and-hold circuit 210 with the voltage signal.
- 10. The method of claim 1 wherein the regulator circuit is capable of DC operation and low-frequency PWM current drive of LEDs **D5**.
 - 11. A regulator circuit having a sample-and-hold circuit 210, comprising: a regulation circuit;
- a sample-and-hold circuit 210 coupled to input V6 and output V3 nodes wherein the input node V6 and output node V6 are coupled to the regulation circuit; and

wherein a transfer function of the sample-and-hold circuit 210 is pseudo-all-pass if the input voltage at the input node V6 is greater than an output voltage at the output node V3 and is a substantially constant signal if the input voltage at the input node V6 is less than the output voltage at the output node V3.

12. The regulator circuit of claim 11 wherein the sample and hold circuit 210 further comprises a first pass diode D7 coupled between the input node V6 and the output node V3 and a second pass diode D6 coupled between the sample-and-hold circuit and the output node.

- 13. The regulator circuit of claim 12 wherein the regulation circuit is capable of DC operation and low-frequency PWM current drive of LEDs **D5**.
- 14. The regulator circuit of claim 12 wherein the regulation circuit comprises a buck-boost converter, a differential amplifier, a PID controller, a sample-and-hold circuit and a PWM modulator.
- 15. The regulator circuit of claim 14 wherein the sample-and-hold circuit 210 is passive.
- 16. The regulator circuit of claim 15 wherein the sample-and hold circuit 210 comprises a series input resistor R4 coupled to an input of a forward biased diode D2 wherein the output of the diode D2 is coupled to a capacitor C2 in parallel with a resistor R2 shunted to ground wherein the output of the sample-and-hold 210 is taken from the output of the diode D2.
- 17. The regulator circuit of claim 16 wherein the first pass diode **D7** and the second pass diode **D6** are forward biased from the input node **V6** to the output node **V3**.

18. A system for improving stability in a regulator circuit having a sample-and-hold circuit 210, comprising:

means for coupling an input voltage to an input node V6 of the sample-and-hold circuit 210;

means for activating the sample-and hold circuit 210 in response to the input voltage;

means for sensing an output voltage at an output node V3 coupled to the sample and hold circuit 210;

means for determining whether the input voltage at the input node V6 is greater than the output voltage at the output node V3; and

means for providing a sample-and-hold function based the determination.

PCT/IB2003/006098




FIG. 1 PRIOR ART




FIG. 2 PRIOR ART

3/3




FIG. 3




FIG. 4

INTERNATIONAL SEARCH REPORT

KC1/IR 03/06098

A. CLASSIFICATION OF SUBJUSTIER IPC 7 H05B33/08

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

Category °	Citation of document, with indication, where appropriate, of the relevant passages	
	where appropriate, or the relevant passages	Relevant to claim No.
X	US 6 472 957 B1 (DOBROVOLNY PIERRE) 29 October 2002 (2002-10-29) column 4, line 35 -column 6, line 60; figures 1,2	1,18
A,P	WO 03/017729 A (KONINKL PHILIPS ELECTRONICS NV) 27 February 2003 (2003-02-27) page 4, line 3 -page 5, line 4; figure 3	1-18
A,P	WO 03/015476 A (KONINKL PHILIPS ELECTRONICS NV) 20 February 2003 (2003-02-20) page 1, paragraphs 1-9; figure 1	1-18

X Further documents are listed in the continuation of box C.	Y Patent family members are listed in annex.			
° Special categories of cited documents :				
A document defining the general state of the art which is not considered to be of particular relevance	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention			
E earlier document but published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family			
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another				
O' document referring to an oral disclosure, use, exhibition or other means				
"P" document published prior to the international filling date but later than the priority date claimed				
Date of the actual completion of the International search	Date of mailing of the international search report			
20 April 2004	07/05/2004			
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk	Authorized officer			
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Ferla, M			

INTERNATIONAL SEARCH REPORT

PCT/IB 03/06098

	otton) DOCUMENTS DERED TO BE RELEVANT	
Category °	Citation of document, with Indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 304 464 B1 (DE CLERCQ JOHN E K G ET AL) 16 October 2001 (2001-10-16) column 2, line 46 -column 3, line 13; figure 3	1-18
	, .	

INTERNATIONAL SEARCH REPORT

		TERNA	TIONAL SEARC	CH REPORT PCT/IB 03/06098		
P cite	Patent document ed in search report		Publication date	-	Patent family member(s)	Publication date
US	6472957	B1	29-10-2002	NONE		
WO	03017729	A	27-02-2003	US WO	2003034742 A 03017729 A	
WO	03015476	Α	20-02-2003	US WO	2003025120 A: 03015476 A:	
US	6304464	B1	16-10-2001	CA CN DE WO EP JP	2343062 A1 1316174 T 60007610 D1 0105193 A1 1147686 A1 2003504828 T	03-10-2001 12-02-2004 18-01-2001

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потнер.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.